


Fig. 1


Instruction

add



Instruction

addi






Fig. 3





Fig. 4

[illegible]

Field	Bits	Description
rw_sel	59:56	Register W port selection, r0-r15.
rx_sel	55:52	Register X port selection, r0-r15.
ry_sel	51:48	Register Y port selection, r0-r15.
ra_sel	47:44	Register A port selection, r0-r15.
rb_sel	43:40	Register B port selection, r0-r15.
rc_sel	39:36	Register C port selection, r0-r15.
rd_sel	35:32	Register D port selection, r0-r15.
rw_op	31:30	Register W write select. 0 = no write, 1 = alu_out, 2 = shift_out, 3 = mul_out.
rx_op	29:28	Register X write select. 0 = no write, 1 = alu_out, 2 = shift_out, 3 = mul_out.
ry_op	27:26	Register Y write select. 0 = no write, 1 = alu_out, 2 = shift_out, 3 = mul_out.
mul_op	25:24	Multiply high/low word select. 0 = lo*lo, 1 = lo*hi, 2 = hi*lo, 3 = hi*hi.
mul_bsel	23:22	Multiplier operand B select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
mul_ase1	21:20	Multiplier operand A select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
alu_bsel	19:18	ALU operand B select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
alu_ase1	17:16	ALU operand A select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
alu_op	15:13	ALU operation: 0 = pass, 1 = add, 2 = sub, 3 = min, 4 = max, 5 = and, 6 = or, 7 = xor.
shf_bsel	12:11	Shift operand B select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
shf_ase1	10:9	Shift operand A select. 0 = ra, 1 = rb, 2 = rc, 3 = rd.
lstep	8:8	Step (decrement) loop counter lcnt.
cfg_mod	7:6	Configuration modifier select. 0 = ALU op mod, 1 = rw op mod, 2 = rw mod, 3 = rc mod.
plcnt	5:5	Predicate execution of configuration on non-zero loop count lcnt != 0.
pregt	4:4	Specifies the 1-bit value in predicate register cfg_preg that enables execution of this configuration.
cfg_preg	3:0	Predicate execution of configuration on value of predicate register cfg_preg == pregt value.

Fig. 5B

Instruction

cfgmri




Fig. 7A

Patent Application No. 12/456,789





Fig. 7B

Instruction

blcnt




Fig. 8




FIG. 9A




FIG. 9B





Fig. 10



11.5.11

Fig. 12A

Fig. 12A

Field	Bits	Description
rc_sel	39:36	Register C port selection, r0-r15.
vw_op	35:34	Vector register W port operation. 0 = no write, hold address vw.vca; 1 = write address rc, hold address vw.vca; 2 = write word, hold address vw.vca; 3 = write word, step current address vw.vca.
vb_op	33:32	Vector register B port operation. 0 = no read, hold address vb.vca; 1 = read address rc, hold current address vb.vca; 2 = read word, hold address vb.vca; 3 = read word, step current address vb.vca.
va_op	31:30	Vector register A port operation. 0 = no read, hold address va.vca; 1 = read address rc, hold current address va.vca; 2 = read word, hold address va.vca; 3 = read word, step current address va.vca.
ac0_op	29:28	Accumulator 0 operation. 0 = hold; 1 = write ALU output, 2 = write Multiplier output, 3 = write shift output.
ac1_op	27:26	Accumulator 1 operation. 0 = hold; 1 = write ALU output, 2 = write Multiplier output, 3 = write shift output.
mul_bsel	25:24	Multiplier operand B select. 0 = vb, 1 = ac0, 2 = rb, 3 = rc.
mul_ase1	23:22	Multiplier operand A select. 0 = va, 1 = ac0, 2 = ra, 3 = rc.
mul_op	21:20	Multiplier operation. 0 = A, B signed; 1 = A signed, B unsigned, 2 = A unsigned, B signed, 3 = A, B unsigned.
alu_bsel	19:18	ALU operand B select. 0 = vb, 1 = ac0, 2 = rb, 3 = ac1.
alu_ase1	17:16	ALU operand A select. 0 = va, 1 = ac0, 2 = ra, 3 = mreg.
alu_op	15:13	ALU operation. 0 = pass, 1 = add, 2 = sub, 3 = min, 4 = max, 5 = and, 6 = or, 7 = xor.
shf_bsel	12:11	Shift operand B select. 0 = vb, 1 = ac0, 2 = rb, 3 = rc.
shf_ase1	10:9	Shift operand A select. 0 = va, 1 = ac0, 2 = ra, 3 = ac1.
vstep	8:8	Step (decrement) the vector counter vcnt.
cfg_mod	7:6	Configuration modifier select. 0 = ALU op mod, 1 = VAU op mod, 2 = rc mod, 3 = ac op mod.
pvcent	5:5	Predicate execution of configuration on non-zero vector count vent != 0.
pregt	4:4	Specifies the 1-bit value in predicate register cfg_preg that enables execution of this configuration.
cfg_preg	3:0	Predicate execution of configuration on value of predicate register cfg_preg == preg value.

Fig. 12B

[illegible]

Instruction

bvcnt




Fig. 13